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Abstract—The paper introduces the design of robust current 
and voltage control algorithms for a grid-connected three-phase 
inverter which is interfaced to the grid through a high-bandwidth 
three-phase LCL filter. The algorithms are based on the state 
feedback control which have been designed in a systematic 
approach and improved by using oversampling to deal with the 
issues arising due to the high-bandwidth filter. An adaptive loop 
delay compensation method has also been adopted to minimize 
the adverse effects of loop delay in digital controller and to 
increase the robustness of the control algorithm in the presence 
of parameter variations. Simulation results are presented to 
validate the effectiveness of the proposed algorithm. 
Keywords—grid-interfaced inverter; state feed back control; 
high-bandwidth LCL filter; loop delay; oversampling 
I.  INTRODUCTION 
In distributed generation, proper control of the converters 
which feed the grid is an important issue. The control 
algorithm must enable the converter to inject or receive active 
and reactive power in a stable manner. The tracking error must 
be low and transient response must be fast enough. The quality 
of output power must also satisfy the standards. All these 
criteria determine the accuracy requirements of the control 
algorithm and are summarized as [1]: no phase and amplitude 
errors (ideal tracking), providing high dynamic response of the 
system, limited or constant switching frequency, low THD, and 
good dc-link voltage utilization. 
Control algorithms which do not need a model of plant in 
their structure have the benefits of robustness, reliability and 
accuracy. Model-based controllers need adapting to parameter 
variations of the system to have such benefits. Among such 
algorithms, state feedback control has the advantages of high 
degree of freedom in pole placement [2], and simplicity of 
digital implementation which leads to less calculation delay, 
and therefore better system performance. Results of this control 
method show good performance in both the transient and 
steady state conditions [3-5]. However, it needs more 
acquisition hardware for measuring the states of the system 
which increases the costs of implementation. In this paper, an 
approach for design of a state feedback controller is presented 
to improve the performance and reduce the current 
shortcomings. The design is also a part in development of QUT 
microgrid lab. 
The plant uses a high-bandwidth LCL filter [6, 7] which 
introduces high ripples in the voltage and currents. These 
ripples have adverse effect on designing an effective controller. 
These issues have been considered in the design introduced in 
this paper. Oversampling for integration and signal filtering 
which has been used in this design, showed its ability to handle 
the high ripples and to improve the system performance. 
The issue of calculation delay of digital controllers can be 
dealt with by using model based predictors [8-10], which can 
compensate delays equal to one sampling interval. However, 
these methods are accurate only for short sampling periods and 
parameter variations will affect their performance. With new 
fast digital controllers, the delay interval is much smaller than 
the sampling period. Therefore, more accurate algorithms can 
be developed for better prediction performance of this shorter 
interval. The design has also been improved by introducing a 
method for signal prediction for the delay interval which can 
deal with parameter variations in the system as well. 
II. SYSTEM STRUCTURE AND MODELING 
A. State Space Modeling 
The plant under study is a three-phase half-bridge inverter 
interfaced to the 3-phase grid through a 3-phase LCL filter as 
shown in Fig. 1. The parameters of the system are summarized 
in Table I. The state space model of the plant can be derived in 
the stationary frame as shown in (1) and (2) by considering the 
states as i1 (input inductor current), i2 (output inductor current), 
and vC (capacitor voltage). To study the system in the rotating 
frame, stationary state space matrices are converted to rotating 
matrices by using the phasor components as given in (3). 
?̇? = 𝐀𝐱 + 𝐁𝑢 + 𝐄𝑑, 𝑦 = 𝐂𝐱, (1) 
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Here, d is the disturbance voltage (grid voltage), and u is 
the normalized inverter voltage reference. Transformation to 
the rotating frame, virtually doubles the number of the states, 
and converts the system to a double-input, double-output one. 
For the design of a digital controller, the model must be 
converted to the discrete time frame by an appropriate 
discretization technique [8]. The sampling rate for control 
application must be greater than five times the inverse of the 
system rise time. According to simulations, the rise time of 
current in L1 is about 250 µs and therefore, sampling rate must 
be at least 20 kHz. Therefore, by double edge sampling [6], the 
performance improves. The sampling interval h is defined 
equal to the half of the switching period, and sampling will be 
done at both the beginning and the middle of each switching 
period (30 kHz). Therefore, the PWM pattern will be updated 
at these two points. By using a symmetric PWM pattern, 
implementation of this sampling method is straightforward. 
B. Modulation Technique 
Comparing the two following common modulation 
techniques, Space Vector Modulation (SVM) has the 
advantages of more magnitude of fundamental output voltage 
in the linear region as well as lower harmonic content than the 
Sinusoidal PWM (SPWM). Maximum peak fundamental 
magnitude in the linear region of SVM is calculated as [11]: 
𝑉𝑎𝑛𝑚 = 23𝑉dc cos 𝜋6 = 404.15 𝑉 ⟹ 𝑚 = 1.155. (4) 
This 15.5% more linear region decreases the nonlinearity of 
the system during transients which cause high control efforts 
(high peak of control input u). 
III. FEEDBACK CONTROLLER DESIGN 
State feedback controller uses a state feedback gain of K 
defined based on the methods in multivariable control theory, 
e.g. pole placement or Linear Quadratic Regulator (LQR), to 
have sufficient damping [1, 12]. However, this feedback gain 
cannot always provide enough loop gain to eliminate the steady 
state tracking error. 
A. Internal Model Design 
The reference input of a control system can be a step, ramp, 
or other type of signals. For a step input, zero steady state 
tracking error can be achieved with a type-one system. This 
idea is realized by introducing an internal model of the 
reference input in the compensator. This type of design is 
known as “internal model design” in which the compensator 
includes an internal model (an integrator) of the reference step 
input [12]. The block diagram of control is illustrated in Fig. 2 
in which fi(z) is the discrete transfer function of the integrator 
obtained by using Tustin method, and the index d indicate the 
discretized state space matrices in rotating frame. 
Addition of the integrator introduces a new state to the 
system (two states in rotating frame). To analyze the modified 
system, it is required to obtain new state space matrices. 
Tracking error 𝒆 = 𝒚 − 𝒚𝑟 can be defined as the new state, and 
the inverse of integrator transfer function, as given in (5), is 
used to derive the new state space matrices as follows: 
𝑓𝑖
−1(𝑧) = 2
ℎ
�1−𝑧−1�(1+𝑧−1)  (5) 
For a step input, 𝑓𝑖−1(𝑧) × 𝒚𝒓 = 0 and consequently, 
𝑓𝑖
−1(𝑧) × 𝒆 = 𝑓𝑖−1(𝑧) × 𝒚 = 𝑓𝑖−1(𝑧) × 𝐂𝐱. By multiplying the 
old state space equation by 𝑓𝑖−1(𝑧), 𝑓𝑖−1(𝑧)𝐱𝑘+1 =
𝑓𝑖
−1(𝑧)(𝐀𝐝𝐱𝑘 + 𝐁𝐝𝒖𝑘), and by defining two intermediate 
variables as 𝐳 = 𝑓𝑖−1(𝑧) × 𝐱, and 𝒘 = 𝑓𝑖−1(𝑧) × 𝒖, the 
equation will be simplified as 𝐳𝑘+1 = 𝐀𝐝𝐳𝑘 + 𝐁𝐝𝒘𝑘. 
The state space equation for ek+1, is derived by using 
𝑧𝑓𝑖
−1(𝑧)𝒆𝑘 = 𝑧𝐂𝐳𝑘, and consequently, 𝒆𝑘+1 = 𝒆𝑘 + ℎ2𝐂𝐳𝑘 +
ℎ
2
𝐂𝐳𝑘+1. Finally, the state space equations for the internal 
model design are obtained as given in (6). The new state space 
matrices will be denoted by Aimd and Bimd. 
�
𝐳𝑘+1
𝒆𝑘+1
� = � 𝐀d 0ℎ
2
𝐂(𝐀d + 𝐈) 𝐈� �𝐳𝑘𝒆𝑘� + � 𝐁dℎ2 𝐂𝐁d�𝒘𝑘 (6) 
B. Pole Placement 
Ackermann’s formula is used in this technique in order to 
calculate the state feedback gains. However, because of the fact 
that the rotating frame model is a double-input double-output 
system, the formula, to be used for the rotating frame, has been 
modified as: 
𝐊 = [𝐊d 𝐊𝑖] = �0 ⋯ 0 1 00 ⋯ 0 0 1� × 𝐏imd−1 × 𝑃(𝐀imd) (7) 
𝐏imd = [𝐁imd 𝐀imd𝐁imd 𝐀imd𝟐 𝐁imd 𝐀imd𝟑 𝐁imd], (8) 
where, P is the first half of the controllability matrix of internal 
model of (6), and P(z) is the fourth order polynomial whose 
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Fig. 1.  Structure of the system. 
 
TABLE I.  PARAMETERS OF THE SYSTEM 
Parameter Value Parameter Value 
L1 1.75 mH fsw, fsampling (h-1) 15 kHz, 30 kHz 
L2 0.2 mH Smax 5 kVA 
C 25 µF Vac 240 Vrms, 340 Vpeak 
Vdc 700 V Iac max 7 Arms, 10 Apeak 
 
xk+1=Adxk+Bduk
yk=Cxk
Kd
x
u yyr
e
-
Ki fi(z)
-
 
Fig. 2.  Block diagram of control. 
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roots are the desired closed loop poles of the system. By using 
(7) and (8), the state feedback gain matrix K is obtained as 
presented in (9); where, the index c indicates the coupling 
feedback coefficients and i indicates the integrator coefficients. 
𝐊 = � 𝑘1 −𝑘1𝑐 𝑘2 −𝑘2𝑐 𝑘3 −𝑘3𝑐 𝑘𝑖 −𝑘𝑖𝑐
𝑘1𝑐 𝑘1 𝑘2𝑐 𝑘2 𝑘3𝑐 𝑘3 𝑘𝑖𝑐 𝑘𝑖
� (9) 
In pole placement technique, precaution must be taken in 
order to not place the closed loop poles far away from their 
open loop locations as this may lead to having large control 
efforts. Moreover, they should not be placed far away from the 
imaginary axis on the left half s-plane (equivalently, not very 
close to the origin of z-plane); otherwise, the system will have 
large bandwidth and low margins, and is therefore, susceptible 
to noise and nonlinearity, and will have high control efforts as 
well. High control efforts, and consequently, generation of 
reference voltages higher than the inverter modulation limit 
introduce over-modulation nonlinearity which may lead to 
instability. So, the best choice is to place the poles far enough 
from the imaginary axis on the left half s-plane (unity circle in 
z-plane) to have the desired settling time and overshoot in the 
output as well as enough loop gain and stability margins. 
It is suggested to have at least 45° and 8 dB phase and gain 
margins respectively, for a system whose parameters may vary 
as a consequence of nonlinearities, saturation and time. Higher 
margins lead to lower inner loop gain and, therefore, higher 
transient and tracking errors. The inner loop gain is the gain of 
the inner loop in Fig. 2. It affects the performance because of 
the slow response of the integrator in accumulating and 
compensation of the error. Hence, higher gain of the fast inner 
loop can decrease the tracking and especially transient errors. 
The aim of the pole placement, firstly, is to achieve these 
desired stability margins. Then, by iterating the simulation of 
the system response for different pole placements, while the 
margin limits are satisfied, the best one is chosen based on the 
other aspects of performance, including settling time, control 
effort, inner loop gain, tracking error and THD. Table II shows 
the results for three different placements. These s-plane 
placements have been mapped onto the z-plane by using 
𝑝𝑧𝑖 = 𝑒ℎ𝑝𝑠𝑖  equation. It shows that when the poles are placed 
on conjugate places, the results are higher inner loop gain, and 
therefore, lower tracking error and THD with the cost of a 
small reduction in the phase margin, and higher control effort. 
Therefore, a compromise must be made, and consequently, the 
placement of the middle column of the table is chosen. 
IV. OVERSAMPLING AND SIGNAL FILTERING 
A. Oversampling 
During each sampling interval, the voltage and current 
signals can be sampled several times. By this method, the 
sampling rate is increased and therefore, signal filter and 
integrator implementations result in more accurate outputs. 
Because of independent operation of modules of digital 
controllers, it is also possible to do the oversampling during the 
calculation period. The acquired values are saved in the 
memory and will be evaluated after the calculation period. Fig. 
3 shows the implementation of this design approach. 
The integration on oversamples can be done by using the 
trapezoidal rule. Because of high oversampling rate, this 
method will have very accurate results. The composite 
trapezoidal rule over the samples is given in (10). 
∫ 𝑓(𝑡)𝑑𝑡 ≈ ℎ
16
(𝑓0 + 2𝑓1 + 2𝑓2 + ⋯+ 2𝑓7 + 𝑓8)𝑡0+ℎ𝑡0  (10) 
Capacitor voltage has high ripples caused by the low value 
of input inductor. In voltage control mode, oversampling of 
these ripples for integration of voltage error signal showed to 
have considerable effect on improving stability and tracking 
error. Integration of oversampled errors has a filtering effect 
which minimizes the adverse effects of the voltage ripples. On 
the other hand, output current is well filtered by the output 
inductor. Therefore, in current control mode, oversampling for 
integration of output current error does not have any 
considerable effect on the results. 
B. Design of Signal Filter 
The use of symmetric PWM pattern causes the sampled 
values to be filtered. Because, the sampling is done at the 
middle of pulse changes, the signals are always sampled at the 
middle of their ripples which has a low pass filtering effect. 
Despite this, simulations with various orders and bandwidths of 
filters showed that filtering of some signals leads to better 
results. The best results are achieved by not filtering the signals 
for integration, because of the filtering effect gained by 
integration on oversamples. Filtering is not required for the 
output current as well. It is already well filtered by the output 
inductor, and additional filtering will cause a phase lag in the 
feedback of this signal which has adverse effects. Filtering of 
the input inductor current is not included either. This signal has 
TABLE II.  SIMULATION RESULTS FOR DIFFERENT POWER REFERENCES, AND POLE PLACEMENTS 
Control mode Voltage Current 
Phase margin (°) 53 50 47 53 50 47 
Gain margin (dB) 8 8 8 8 8 8 
si (×10+3) 
-9.2, -9.2, 
-9.2, -9.2 
-8.8±8.8j, 
-8.8, -8.8 
-8.5±8.5j, 
-8.5±8.5j 
-9.2, -9.2, 
-9.2, -9.2 
-8.8±8.8j, 
-8.8, -8.8 
-8.5±8.5j, 
-8.5±8.5j 
Inner loop gain (dB) 44.6 49.9 54.8 28.1 31.0 32.8 
Pout (W) Qout (VAr) THD (%) 
5000 (7A) 0 0.12 0.08 0.07 0.12 0.07 0.06 
150 (0.3A) 150 (0.3A) 3.4 2.6 2.1 3.3 2.4 1.8 
Pout (W) Qout (VAr) upeak 
5000 (7A) 0 1.57 1.73 2.03 1.72 1.94 2.25 
150 (0.3A) 150 (0.3A) 1.29 1.32 1.42 1.41 1.48 1.62 
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fast transients which cannot be sensed and will be lagged if 
filtered. However, capacitor voltage requires filtering to reduce 
the effects of high voltage ripples. 
Simulations showed that a second order Butterworth filter 
with a bandwidth of 48 kHz can minimize the capacitor voltage 
ripple effects. To implement this filter, a sampling rate of at 
least five times the bandwidth frequency is required. Therefore, 
to implement a 240 kHz sampling rate, the oversampling rate 
must be eight times the sampling frequency of 30 kHz. In 
addition, by using a wide bandwidth filter, the effect of filter on 
the loop transfer function is negligible, and therefore, there will 
be no need to include the filter in the state space model. The 
transfer function of the second order Butterworth filter with 
cut-off frequency of ωc is: 
𝐻(𝑠) = 𝜔𝑐2
𝑠2+√2𝜔𝑐𝑠+𝜔𝑐
2 .  (11) 
Discretized transfer function is obtained by pole-zero 
mapping method and is given in (12), in which h/n is the 
oversampling period. 
𝐻(𝑧) = 14�1−𝑒−𝜔𝑐ℎ√2𝑛 (1+𝑗)��1−𝑒−𝜔𝑐ℎ√2𝑛 (1−𝑗)��𝑧2+2𝑧+1�
�𝑧−𝑒
−𝜔𝑐ℎ
√2𝑛
(1+𝑗)
��𝑧−𝑒
−𝜔𝑐ℎ
√2𝑛
(1−𝑗)
�
  (12) 
V. SIMULATION RESULTS 
Modeling and simulation of the system are performed in 
PSCAD. In this model, grid voltage phase is obtained through a 
three-phase PLL and is used as the reference phase for 
coordinate transformation and reference generation. 
Plots of control input and state responses for current control 
mode are shown in Fig. 4. The responses are simulated for the 
worst case condition, i.e., a simultaneous 10 A step change in 
I2d reference input, and 340 V step change of disturbance dd. 
This condition must be prevented in real implementation by 
proper protection. But, from the control point of view, 
performance of the control system must be examined under 
such a condition. The results show that control input has had a 
large peak and its nonlinearity effect on stability can been seen 
by the high amount of ripples in Vc. Despite this, system is 
robust to this nonlinearity and stability is preserved. The effect 
of 150 Hz neutral voltage error ripples can also be seen in the 
current error plot. Nevertheless, control algorithm has been 
able to limit the error to less than 40 mA. 
VI. COMPENSATION OF LOOP DELAY  
Acquiring signals by transducers and analog to digital 
converters, calculation time required by the digital controller 
hardware, and finally the dead time introduce an intrinsic delay 
into the control loop. This delay varies and depends on the 
controller program and hardware structure. It could be as high 
as 10 µs even for fast digital controllers. It decreases the 
stability margins and increases the tracking error. An approach 
for compensation of this delay is to predict the signal values, to 
find out what their value will be at the end of this delay 
interval. The calculations, then, will be performed based on 
these predicted values, and output PWM will be updated at the 
same time. Therefore, the delay interval will be compensated. 
The validity of predictions affects the performance. The more 
they are close to the real values, the better the results will be. 
Moreover, when a predictor is used, control design is done 
without considering the loop delay. 
A. Smith Predictor 
The method which is often used is to assume the delay time 
equal to one or two sampling periods, regardless of the real 
(k+1)th sample
1st and 2nd oversample 
evaluation
kth sample
Calculation 
delay
Oversamples
 
Fig. 3.  Realization of eight times oversampling rate. 
 
Fig. 4.  Simulation results: vCabc, i2abc, i1abc, udq, and steady state i2dq error. 
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delay period. The Smith predictor can compute the future 
values when the system has a pure time delay of z-k. Prediction 
is done based on a model of the system. This predictor has two 
drawbacks. First, since the calculation interval is much less 
than the sampling period, considering the delay equal to one 
sampling period leads to more error in prediction. For longer 
prediction time, Deviation of predicted values from real values, 
because of parameter variations and modeling error, will be 
more. The deviation will be even more for the systems with 
higher bandwidth and more transient variations, like the case 
considered. Secondly, oversampling of future values is not 
possible, and therefore, there is a whole sampling period of 
missed oversamples during the prediction period, and the 
benefits of using oversampling will be limited. 
B. Improved prediction method 
To reduce the limitations of the Smith predictor, a new 
prediction algorithm is introduced. Since the calculation period 
is much less than the sampling period, the prediction can be 
done for this shorter period and the control input is updated just 
after the calculations have been finished. Because of shorter 
prediction period, the predicted values will be more accurate 
and effect of parameter variations in accuracy of prediction will 
be much less. Moreover, the issue of missed oversamples in 
Smith predictor is much less here. The missed over samples 
during prediction period could be as low as only two. So, the 
filtering effect of oversampled integration will not deteriorate 
and the stability of voltage control mode will not be affected. 
The approach is shown in Fig. 5. In order to minimise the 
extra calculation, predictions are performed by using some 
approximations. Because the delay interval is pretty small, the 
accuracy of predictions will not be affected considerably. The 
method is based on the derivative approximation in which the 
future current of inductor in stationary frame for each phase is 
approximated by using (13) and (14). 
𝑖𝑝 = 𝑉𝑑𝑐2 ×𝑢�−𝑣𝐶𝑘+𝑣𝑛����𝐿1 ℎ′ + 𝑖𝑘  (13) 
𝑣𝑛��� = −𝑉𝑑𝑐 2⁄3 (𝑢𝑎��� + 𝑢𝑏��� + 𝑢𝑐���)    (14) 
where, h´ is the delay period, and indices p and k indicate the 
predicted and sampled values, respectively. 𝑢�  is the average of 
PWM control input during delay period for each phase. Its 
calculation is illustrated in Fig. 5. 𝑉𝑛�  is the average of neutral 
voltage during this period. The predicted values for the three 
phases are calculated and are transferred to rotating frame. 
Simulations showed that prediction of capacitor voltage and 
output inductor current does not have any noticeable effects on 
the results. These values do not change considerably during 
prediction period and can be assumed to have remained 
constant. By not predicting these values, firstly, the amount of 
required calculations is reduced. Secondly, the sensitivity of 
predictions to variation of output inductance and capacitance is 
reduced. The new set of equations (15) is used to calculate the 
control input u: 
⎩
⎪
⎨
⎪
⎧𝐱𝑝 = �𝐼1𝑑𝑝 𝐼1𝑞𝑝 𝑉𝐶𝑑𝑘 𝑉𝐶𝑞𝑘 𝐼2𝑑𝑘 𝐼2𝑞𝑘�𝑇             
𝒚𝑝 = 𝐂𝐱𝑝                                                                               
𝒆𝑝 = 𝒚𝑟 − 𝒚𝑝                                                                        
𝒖𝑝 = −𝐊𝑖2 �∑ ℎ𝑛(𝑒𝑚 + 𝑒𝑚−1)𝑘𝑛1 + ℎ′�𝑒𝑝 + 𝑒𝑘�� − 𝐊d𝐱𝑝  (15) 
The simulation results for the two types of predictor with a 
10 µs delay are summarized in Table III. With Smith predictor, 
voltage control is affected adversely and the system becomes 
unstable which is caused by the missed oversamples. The 
improved predictor shows lower THD, and therefore, lower 
tracking error. The peak of control input has risen compared to 
the non-delayed results, but it has not affected the stability. 
VII. ADDAPTIVE PARAMETER ESTIMATION 
Model based predictors are sensitive to parameter 
variations. The improved method in this paper uses the value of 
L1 directly. This value may change because of nonlinearity 
effect or even measurement inaccuracy. Any inaccuracy in 
estimation of this parameter leads to inaccurate prediction. An 
online estimation method can be used to measure this value in 
a cycle by cycle basis. Therefore, the most recent value of this 
parameter will be estimated. With the most recent value, it is 
expected that the most accurate perdition is resulted. 
Estimation is done by rearranging (13): 
kth sample
calculations
Prediction PWMupdate
xk
ū’p-1
xp
up
Delay = h’
xp-1
up-1
ua,b,c (PWM)
ū'a,b,c
(k+1)th sample
xk+1
ū’p
 
Fig. 5.  Implementation of the prediction algorithm, and calculation of the 
average control input during prediction period. 
TABLE III.  COMPARISON OF THD AND PEAK OF CONTROL INPUT FOR NO DELAY, COMPENSATED, AND NOT COMPENSATED DELAY 
Control mode Voltage Current 
Pout (W) Qout (VAr) 
THD (%) 
No 
delay 
Improved 
predictor 
Smith 
predictor 
No 
Predictor 
No 
delay 
Improved 
predictor 
Smith 
predictor 
No 
predictor 
5000 (7A) 0 0.08 0.11 N/A 2.9 0.07 0.11 0.15 3.1 
150 (0.3A) 150 (0.3A) 2.6 2.87 N/A 70.3 2.4 2.52 4.33 75.0 
Pout (W) Qout (VAr) upeak 
5000 (7A) 0 1.73 2.27 N/A 1.96 1.94 2.00 1.80 2.18 
150 (0.3A) 150 (0.3A) 1.32 1.73 N/A 1.49 1.48 1.53 1.52 1.70 
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𝐿1𝑒𝑠𝑡 = 𝑉𝑑𝑐2 ×𝑢�−𝑣𝐶𝑘+𝑣𝑛����(𝑖𝑘−𝑖𝑛) ℎ′′.    (16) 
Estimation is done based on the two recent samples. Ik is 
the most recent sample and In is a previous sample from recent 
oversamples. h´´ is the time interval between these two 
samplings. Theoretically, the less time period leads to more 
accurate estimation. However, because of measurement 
inaccuracies and noise, estimation period must be long enough 
in order to decrease these effects. Moreover, in shorter periods, 
the variation of current may be too low for accurate calculation 
in a digital controller. Simulations show that a period equal to 
three oversampling period leads to acceptable estimations. 
An encountered problem in this estimation method is that 
there are some estimation periods in which the voltage of 
inductor, and consequently its current, changes only by a small 
amount. Therefore, (16) will result in division of two close to 
zero numbers, and consequently, a very inaccurate estimation. 
To deal with this, such divisions are avoided and the previous 
valid estimation is used instead of the new invalid one. 
To examine the effectiveness of the prediction method 
when there exist modeling errors, and to compare the adaptive 
method with the non-adaptive one in such conditions, the value 
of L1 was changed deliberately by 20%. This represents a 
parameter variation and therefore, a modeling error. The results 
in Table IV show that when there are parameter variations in 
L1, by using the adaptive method, the performance has 
dramatically improved. However, Fig. 6 shows that because of 
estimation inaccuracy, the estimation of L1 value is inaccurate 
by about 1.8%. This results in an increased THD, compared to 
an exact estimation. Nonetheless, this increase is about half a 
percent and is not considerable. 
VIII. CONCLUSION 
A robust control algorithm for grid-interfaced inverters was 
designed and presented in this paper. It deals with issues 
including high ripples of a fast LCL filter, loop delay, and 
parameter variations. The simulation results showed that the 
proposed algorithm is able to achieve robust and stable 
performance in the worst case conditions, with the presence of 
nonlinearities and modeling errors. Fast performance and low 
tracking error and THD have also been achieved by this design. 
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TABLE IV.  RESULTS WITH/WITHOUT MODELING ERROR, FOR BOTH THE ADDAPTIVE AND NON-ADAPTIVE METHODS 
Control mode Voltage Current 
Pout (W) Qout (VAr) 
THD (%) 
Non-adap 
(w/o err) 
Adaptive 
(w/o err) 
Non-adap 
(w/ err) 
Adaptive 
(w/ err) 
Non-adap 
(w/o err) 
Adaptive 
(w/o err) 
Non-adap 
(w/ err) 
Adaptive 
(w/ err) 
5000 (7A) 0 0.11 0.14 1.13 0.19 0.11 0.13 1.18 0.18 
150 (0.3A) 150 (0.3A) 2.87 3.46 27.4 4.1 2.52 3.06 28.4 3.57 
Pout (W) Qout (VAr) upeak 
5000 (7A) 0 2.27 2.05 2.1 2.07 2.00 1.98 2.07 2.03 
150 (0.3A) 150 (0.3A) 1.73 1.61 1.65 1.65 1.53 1.53 1.60 1.57 
 
 
Fig. 6.  Estimated value of altered L1 (160 μH). 
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